


IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)
IEEE Xplore
RELEASE 1.8

 Welcome
 United States Patent and
 Trademark Office


» Search

[Help](#) [FAQ](#) [Terms](#) [IEEE](#)

Quick Links

[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **4** of **1138071** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

configurable processor<and>reconfigurable process

Search

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard✓ **1 A re-configurable processor for Petri net simulation***Morris, J.; Bundell, G.A.; Tham, S.;*

System Sciences, 2000. Proceedings of the 33rd Annual Hawaii International Conference on , 4-7 Jan. 2000

Pages:9 pp. vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(168 KB\)\]](#) **IEEE CNF**
✓ **2 Static and dynamic configurable systems***Sanchez, E.; Sipper, M.; Haenni, J.-O.; Beuchat, J.-L.; Stauffer, A.; Perez-Uribe, A.;*

Computers, IEEE Transactions on , Volume: 48 , Issue: 6 , June 1999

Pages:556 - 564

[\[Abstract\]](#) [\[PDF Full-Text \(428 KB\)\]](#) **IEEE JNL**
✓ **3 A scalable re-configurable processor***Morris, J.; Bundell, G.A.; Tham, S.;*

Computer Architecture Conference, 2000. ACAC 2000. 5th Australasian , Jan.-3 Feb. 2000

Pages:64 - 73

[\[Abstract\]](#) [\[PDF Full-Text \(144 KB\)\]](#) **IEEE CNF**
✓ **4 A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O**

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.8Welcome
United States Patent and
Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE](#)[Quick Links](#)[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **2** of **1138071** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard✓ 1 **Hierarchical test generation and design for testability methods for ASPPs and ASIPs***Ghosh, I.; Raghunathan, A.; Jha, N.K.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 18, Issue: 3, March 1999

Pages:357 - 370

[\[Abstract\]](#) [\[PDF Full-Text \(368 KB\)\]](#) **IEEE JNL**✓ 2 **A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs***Berekovic, M.; Heistermann, D.; Pirsch, P.;*

Signal Processing Systems, 1998. SIPS 98. 1998 IEEE Workshop on, 8-1 Oct. 1998

Pages:561 - 568


[\[Abstract\]](#) [\[PDF Full-Text \(507 KB\)\]](#) **IEEE CNF**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)
IEEE Xplore
RELEASE 1.8

 Welcome
 United States Patent and
 Trademark Office


» Search

[Help](#) [FAQ](#) [Terms](#) [IEEE](#)
[Quick Links](#)
[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **6** of **1138071** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 A highly integrated 40-MIPS (peak) 64-b RISC microprocessor

Miyake, J.; Maeda, T.; Nishimichi, Y.; Katsura, J.; Taniguchi, T.; Yamaguchi, Edamatsu, H.; Watari, S.; Takagi, Y.; Tsuji, K.; Kuninobu, S.; Cox, S.; Duschatko, D.; MacGregor, D.;

Solid-State Circuits, IEEE Journal of , Volume: 25 , Issue: 5 , Oct. 1990
 Pages:1199 - 1206

[\[Abstract\]](#) [\[PDF Full-Text \(648 KB\)\]](#) [IEEE JNL](#)

2 Design issues for prototype implementation of a pipelined superscalar processor in programmable logic

Manjikian, N.;

Communications, Computers and signal Processing, 2003. PACRIM. 2003 IEEE Pacific Rim Conference on , Volume: 1 , 28-30 Aug. 2003
 Pages:155 - 158 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(391 KB\)\]](#) [IEEE CNF](#)

3 Concurrent detection of software and hardware data-access faults

Wilken, K.D.; Kong, T.;

Computers, IEEE Transactions on , Volume: 46 , Issue: 4 , April 1997
 Pages:412 - 424

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) [IEEE JNL](#)

4 Efficient support of concurrent threads in a hybrid dataflow/von

Neumann architecture*Hum, H.H.J.; Gao, G.R.;*

Parallel and Distributed Processing, 1991. Proceedings of the Third IEEE Symposium on , 2-5 Dec. 1991

Pages:190 - 193

[\[Abstract\]](#) [\[PDF Full-Text \(384 KB\)\]](#) [IEEE CNF](#)

5 CMOS gate array implementation of the SPARC architecture*Namjoo, M.; Agrawal, A.; Jackson, D.C.; Quach, L.;*

Compcon Spring '88. Thirty-Third IEEE Computer Society International Conference, Digest of Papers , 29 Feb.-3 March 1988

Pages:10 - 13

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) [IEEE CNF](#)

√ 6 A new processor architecture exploiting ILP with a reduced instruction word*Petit, L.; Legat, J.-D.;*

High Performance Architectures for Real-Time Image Processing (Ref. No 1998/197), IEE Colloquium on , 12 Feb. 1998

Pages:2/1 - 2/5

[\[Abstract\]](#) [\[PDF Full-Text \(340 KB\)\]](#) [IEE CNF](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.8Welcome
United States Patent and
Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE](#)[Quick Links](#)» [Search](#)[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **68** of **1138071** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

processor<and>configuration<and>designer

[Search](#)☐ Check to search within this result set**Results Key:**

JNL = Journal or Magazine CNF = Conference STD = Standard

61 A compiler for multiprocessor DSP implementation*Hoang, P.; Rabaey, J.;*

Acoustics, Speech, and Signal Processing, 1992. ICASSP-92., 1992 IEEE International Conference on , Volume: 5 , 23-26 March 1992

Pages:581 - 584 vol.5

[\[Abstract\]](#) [\[PDF Full-Text \(408 KB\)\]](#) [IEEE CNF](#)**62 Performance evaluation of a realtime fault tolerant distributed sys***Alger, L.S.; Lala, J.H.;*

System Sciences, 1990., Proceedings of the Twenty-Third Annual Hawaii International Conference on , Volume: i , 2-5 Jan. 1990

Pages:278 - 287 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(824 KB\)\]](#) [IEEE CNF](#)**63 An evaluation of functional unit lengths for single-chip processor***Farrens, M.K.; Pleszkun, A.R.;*

Microprogramming and Microarchitecture. Micro 23. Proceedings of the 23 Annual Workshop and Symposium., Workshop on , 27-29 Nov. 1990

Pages:209 - 215

[\[Abstract\]](#) [\[PDF Full-Text \(512 KB\)\]](#) [IEEE CNF](#)**64 Performance analysis of a robotic testbed control architecture***Robinson, J.; Desrochers, A.A.;*

Robotics and Automation, 1990. Proceedings., 1990 IEEE International Conference on , 13-18 May 1990
Pages:1782 - 1787 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(436 KB\)\]](#) [IEEE CNF](#)

65 Interfacing to boundary scan chips for system level BIT

Turino, J.;

AUTOTESTCON '89. IEEE Automatic Testing Conference. The Systems Readiness Technology Conference. Automatic Testing in the Next Decade the 21st Century. Conference Record. , 25-28 Sept. 1989
Pages:310 - 313

[\[Abstract\]](#) [\[PDF Full-Text \(224 KB\)\]](#) [IEEE CNF](#)

66 Evaluation of system BIST using computational performance measures

Landis, D.L.; Muha, D.C.;

Test Conference, 1988. Proceedings. 'New Frontiers in Testing', International , 12-14 Sept. 1988
Pages:531 - 536

[\[Abstract\]](#) [\[PDF Full-Text \(448 KB\)\]](#) [IEEE CNF](#)

67 Tooling up for reconfigurable system design

Brebner, G.;

Reconfigurable Systems (Ref. No. 1999/061), IEE Colloquium on , 10 Mar. 1999
Pages:2/1 - 2/4

[\[Abstract\]](#) [\[PDF Full-Text \(316 KB\)\]](#) [IEE CNF](#)

68 `Configurable array logic technology at the chip and board level'

Kean, T.A.;

User-Configurable Logic - Technology and Applications, IEE Colloquium o Mar 1991
Pages:3/1 - 3/3

[\[Abstract\]](#) [\[PDF Full-Text \(80 KB\)\]](#) [IEE CNF](#)

[Prev](#) [1](#) [2](#) [3](#) [4](#) [5](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.0

 Welcome
 United States Patent and
 Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE](#)
[Quick Links](#)
[Peer Review](#)

» Search

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **68** of **1138071** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set
Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Configurable processors for embedded computing

Dutt, N.; Kiyong Choi;

Computer, Volume: 36, Issue: 1, Jan. 2003

Pages:120 - 123

[\[Abstract\]](#) [\[PDF Full-Text \(339 KB\)\]](#) **IEEE JNL**

2 Bus architecture of a system on a chip with user-configurable system logic

Winegarden, S.;

Solid-State Circuits, IEEE Journal of, Volume: 35, Issue: 3, March 2000

Pages:425 - 433

[\[Abstract\]](#) [\[PDF Full-Text \(280 KB\)\]](#) **IEEE JNL**

3 Xtensa: a configurable and extensible processor

Gonzalez, R.E.;

Micro, IEEE, Volume: 20, Issue: 2, March-April 2000

Pages:60 - 70

[\[Abstract\]](#) [\[PDF Full-Text \(124 KB\)\]](#) **IEEE JNL**

4 SimP: a core for FPLD-based custom-configurable processors

Salicic, Z.; Maunder, B.;

ASIC, 1996. 2nd International Conference on, 21-24 Oct. 1996

Pages:197 - 201

[\[Abstract\]](#) [\[PDF Full-Text \(500 KB\)\]](#) [IEEE CNF](#)

5 Evaluating memory architectures for media applications on coarse grained reconfigurable architectures

Jong-eun Lee; Kiyoun Choi; Dutt, N.D.;

Application-Specific Systems, Architectures, and Processors, 2003.

Proceedings. IEEE International Conference on , 24-26 June 2003

Pages:172 - 182

[\[Abstract\]](#) [\[PDF Full-Text \(316 KB\)\]](#) [IEEE CNF](#)

6 The Logic Description Generator

Gokhale, M.B.; Kopser, A.; Lucas, S.P.; Minnich, R.G.;

Application Specific Array Processors, 1990. Proceedings of the Internatio

Conference on , 5-7 Sept. 1990

Pages:111 - 120

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) [IEEE CNF](#)

7 DEBBIE: a configurable user interface for CAD frameworks

Yoo, M.S.; Hsu, A.;

Computer Design: VLSI in Computers and Processors, 1990. ICCD '90.

Proceedings., 1990 IEEE International Conference on , 17-19 Sept. 1990

Pages:135 - 140

[\[Abstract\]](#) [\[PDF Full-Text \(632 KB\)\]](#) [IEEE CNF](#)

8 The ASIC and FPGA design challenge

Darby, B.;

The Teaching of Digital Systems (Digest No. 1998/409), IEE Colloquium o
May 1998

Pages:1/1 - 1/3

[\[Abstract\]](#) [\[PDF Full-Text \(188 KB\)\]](#) [IEE CNF](#)

9 Design Style Case Study for Embedded Multi Media Compute Node

*Lambrechts, A.; Vander Aa, T.; Jayapala, M.; Talavera, G.; Leroy, A.; Shic
A.; Barat, F.; Bingfeng Mei; Catthoor, F.; Verkest, D.; Deconinck, G.; Corp
H.; Robert, F.; Bordoll, J.C.;*

Real-Time Systems Symposium, 2004. Proceedings. 25th IEEE

International , 05-08 Dec. 2004

Pages:104 - 113

[\[Abstract\]](#) [\[PDF Full-Text \(264 KB\)\]](#) [IEEE CNF](#)

10 The MIT Alewife Machine

*Agarwal, A.; Bianchini, R.; Chaiken, D.; Chong, F.T.; Johnson, K.L.; Kranz
Kubiatowicz, J.D.; Beng-Hong Lim; Mackenzie, K.; Yeung, D.;*

Proceedings of the IEEE , Volume: 87 , Issue: 3 , March 1999
Pages:430 - 444

[\[Abstract\]](#) [\[PDF Full-Text \(392 KB\)\]](#) [IEEE JNL](#)

11 SimpleFit: a framework for analyzing design trade-offs in Raw architectures

Moritz, C.A.; Donald Yeung; Agarwal, A.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 12 , Iss 7 , July 2001

Pages:730 - 742

[\[Abstract\]](#) [\[PDF Full-Text \(1856 KB\)\]](#) [IEEE JNL](#)

12 Configurable logic for digital communications: some signal processing perspectives

Dick, C.; Harris, F.J.;

Communications Magazine, IEEE , Volume: 37 , Issue: 8 , Aug. 1999

Pages:107 - 111

[\[Abstract\]](#) [\[PDF Full-Text \(520 KB\)\]](#) [IEEE JNL](#)

13 Configuration of locally spared arrays in the presence of multiple types

LaForge, L.E.;

Computers, IEEE Transactions on , Volume: 48 , Issue: 4 , April 1999

Pages:398 - 416

[\[Abstract\]](#) [\[PDF Full-Text \(592 KB\)\]](#) [IEEE JNL](#)

14 Thermal modeling of high performance packages in portable computers

Ram Viswanath; Ali, I.A.;

Components, Packaging, and Manufacturing Technology, Part A, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on] , Volume: 20 , Issue: 2 , June 1997

Pages:230 - 240

[\[Abstract\]](#) [\[PDF Full-Text \(232 KB\)\]](#) [IEEE JNL](#)

15 An analytical model for designing memory hierarchies

Jacob, B.L.; Chen, P.M.; Silverman, S.R.; Mudge, T.N.;

Computers, IEEE Transactions on , Volume: 45 , Issue: 10 , Oct. 1996

Pages:1180 - 1194

[\[Abstract\]](#) [\[PDF Full-Text \(1316 KB\)\]](#) [IEEE JNL](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [Next](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.8Welcome
United States Patent and
Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE](#)[Quick Links](#)[Peer Review](#)» [Search](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **68** of **1138071** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:**

JNL = Journal or Magazine CNF = Conference STD = Standard

16 Optimal configuration of redundant real-time systems in the face of correlated failure*Krishna, C.M.; Singh, A.D.;*

Reliability, IEEE Transactions on , Volume: 44 , Issue: 4 , Dec. 1995
Pages:587 - 594

[\[Abstract\]](#) [\[PDF Full-Text \(564 KB\)\]](#) [IEEE JNL](#)**✓ 17 Processor implementations using queues***Milligan, M.K.; Cragon, H.G.;*

Micro, IEEE , Volume: 15 , Issue: 4 , Aug. 1995
Pages:58 - 66

[\[Abstract\]](#) [\[PDF Full-Text \(1368 KB\)\]](#) [IEEE JNL](#)**18 Programmable interconnects speed system verification***Mohsen, A.;*

Circuits and Devices Magazine, IEEE , Volume: 9 , Issue: 3 , May 1993
Pages:37 - 42

[\[Abstract\]](#) [\[PDF Full-Text \(520 KB\)\]](#) [IEEE JNL](#)**19 Fine tuning the scheduling of tasks through a genetic algorithm: application to Posix1003.1b compliant systems***Navet, N.; Migge, J.;*

Software, IEEE Proceedings- [see also Software Engineering, IEEE

Proceedings], Volume: 150 , Issue: 1 , Feb. 2003
Pages:13 - 24

[\[Abstract\]](#) [\[PDF Full-Text \(1317 KB\)\]](#) **IEE JNL**

20 Rediscovering signal processing: a configurable logic based approach

Dick, C.;

Signals, Systems and Computers, 2003. Conference Record of the Thirty-Seventh Asilomar Conference on , Volume: 2 , 9-12 Nov. 2003
Pages:1370 - 1374 Vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(461 KB\)\]](#) **IEEE CNF**

21 Processor Frequency Selection for SoC Platforms for Multimedia Applications

Yanhong Liu; Maxiaguine, A.; Chakraborty, S.; Wei Tsang Ooi;

Real-Time Systems Symposium, 2004. Proceedings. 25th IEEE International , 05-08 Dec. 2004
Pages:336 - 345

[\[Abstract\]](#) [\[PDF Full-Text \(272 KB\)\]](#) **IEEE CNF**

22 Power and performance tuning in the synthesis of real-time scheduling algorithms for embedded applications

Becker, L.B.; Wehrmeister, M.A.; Pereira, C.E.;

Integrated Circuits and Systems Design, 2004. SBCCI 2004. 17th Symposium on , 7-11 Sept. 2004
Pages:169 - 174

[\[Abstract\]](#) [\[PDF Full-Text \(462 KB\)\]](#) **IEEE CNF**

23 Multi-view modeling and analysis of embedded real-time software meta-modeling and model transformation

Zonghua Gu; Shige Wang; Kodase, S.; Shin, K.G.;

High Assurance Systems Engineering, 2004. Proceedings. Eighth IEEE International Symposium on , 25-26 March 2004
Pages:32 - 41

[\[Abstract\]](#) [\[PDF Full-Text \(493 KB\)\]](#) **IEEE CNF**

24 The best distribution for a parallel OpenGL 3D engine with texture caches

Vartanian, A.; Bechennec, J.-L.; Drach-Temam, N.;

High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. S International Symposium on , 8-12 Jan. 2000
Pages:399 - 408

[\[Abstract\]](#) [\[PDF Full-Text \(216 KB\)\]](#) **IEEE CNF**

25 A scalable re-configurable processor*Morris, J.; Bundell, G.A.; Tham, S.;*Computer Architecture Conference, 2000. ACAC 2000. 5th Australasian , ;
Jan.-3 Feb. 2000

Pages:64 - 73

[\[Abstract\]](#) [\[PDF Full-Text \(144 KB\)\]](#) [IEEE CNF](#)

26 Architecture exploration of parameterizable EPIC SOC architecture*Halambe, A.; Cornea, R.; Grun, P.; Dutt, N.; Nicolau, A.;*

Design, Automation and Test in Europe Conference and Exhibition 2000.

Proceedings , 27-30 March 2000

Pages:748

[\[Abstract\]](#) [\[PDF Full-Text \(20 KB\)\]](#) [IEEE CNF](#)

27 Performance of UDP and TCP communication on personal compu*Milanovic, A.; Sribljic, S.; Sruk, V.;*

Electrotechnical Conference, 2000. MELECON 2000. 10th

Mediterranean , Volume: 1 , 29-31 May 2000

Pages:286 - 289 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) [IEEE CNF](#)

28 Environment for multiprocessor simulator development*Wakabayashi, M.; Amano, H.;*

Parallel Architectures, Algorithms and Networks, 2000. I-SPAN 2000.

Proceedings. International Symposium on , 7-9 Dec. 2000

Pages:64 - 71

[\[Abstract\]](#) [\[PDF Full-Text \(672 KB\)\]](#) [IEEE CNF](#)

29 A method to derive application-specific embedded processing co*Hebert, O.; Kraljic, I.C.; Savaria, Y.;*

Hardware/Software Codesign, 2000. CODES 2000. Proceedings of the Eic

International Workshop on , 3-5 May 2000

Pages:88 - 92

[\[Abstract\]](#) [\[PDF Full-Text \(448 KB\)\]](#) [IEEE CNF](#)

**30 Architecture evaluation based on the datapath structure and para
constraint***Yamaguchi, M.; Yamada, A.; Nakaoka, T.; Kambe, T.;*

Design Automation Conference 1997. Proceedings of the ASP-DAC '97. A

and South Pacific , 28-31 Jan. 1997

Pages:503 - 508

[\[Abstract\]](#) [\[PDF Full-Text \(700 KB\)\]](#) [IEEE CNF](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore
RELEASE 1.8Welcome
United States Patent and
Trademark Office

» Search

[Help](#) [FAQ](#) [Terms](#) [IEEE](#)[Quick Links](#)[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **68** of **1138071** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:**

JNL = Journal or Magazine CNF = Conference STD = Standard

31 An approach for quantitative analysis of application-specific data architectures

Kienhuis, B.; Deprettere, E.; Vissers, K.; Van Der Wolf, P.;
Application-Specific Systems, Architectures and Processors, 1997.
Proceedings., IEEE International Conference on , 14-16 July 1997
Pages:338 - 349

[\[Abstract\]](#) [\[PDF Full-Text \(680 KB\)\]](#) [IEEE CNF](#)**32 An architecture evaluation system based on the datapath structure and parallel constraint**

Yamaguchi, M.; Nakaoka, T.; Yamada, A.; Kambe, T.;
Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE
International Symposium on , Volume: 3 , 9-12 June 1997
Pages:1584 - 1587 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(520 KB\)\]](#) [IEEE CNF](#)**33 Multiway partitioner for high performance FPGA based board architectures**

Sankarasubramanian, V.; Bhatia, D.;
Computer Design: VLSI in Computers and Processors, 1996. ICCD '96.
Proceedings., 1996 IEEE International Conference on , 7-9 Oct. 1996
Pages:579 - 585

[\[Abstract\]](#) [\[PDF Full-Text \(780 KB\)\]](#) [IEEE CNF](#)

34 Feasible regions quantify the probabilistic configuration power of arrays with multiple fault types*LaForge, L.E.;*

Innovative Systems in Silicon, 1996. Proceedings., Eighth Annual IEEE International Conference on , 9-11 Oct. 1996

Pages:298 - 312

[\[Abstract\]](#) [\[PDF Full-Text \(740 KB\)\]](#) [IEEE CNF](#)

35 Automating system-level design: from specification to architecture*Agsteiner, K.; Monjau, D.; Schulze, S.;*

EUROMICRO 96. 'Beyond 2000: Hardware and Software Design Strategies' Proceedings of the 22nd EUROMICRO Conference , 2-5 Sept. 1996

Pages:104 - 110

[\[Abstract\]](#) [\[PDF Full-Text \(612 KB\)\]](#) [IEEE CNF](#)

36 FPGA based systolic array architectures for computing the discrete Fourier transform*Dick, C.H.;*

Circuits and Systems, 1996. ISCAS '96., 'Connecting the World', 1996 IEEE International Symposium on , Volume: 2 , 12-15 May 1996

Pages:465 - 468 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(380 KB\)\]](#) [IEEE CNF](#)

✓ 37 Metrics for reconfigurable architectures characterization: remanence and scalability*Benoit, P.; Sassatelli, G.; Torres, L.; Demigny, D.; Robert, M.; Cambon, G.*

Parallel and Distributed Processing Symposium, 2003. Proceedings. International , 22-26 April 2003

Pages:8 pp.

[\[Abstract\]](#) [\[PDF Full-Text \(401 KB\)\]](#) [IEEE CNF](#)

38 An evolutionary approach to configuring an embedded system based on power consumption*Northern, J., III; Shanblatt, M.;*

System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE International Workshop on , 30 June-2 July 2003

Pages:201 - 204

[\[Abstract\]](#) [\[PDF Full-Text \(267 KB\)\]](#) [IEEE CNF](#)

✓ 39 An integrated approach for improving cache behavior*Memik, G.; Kandemir, M.; Choudhary, A.; Kadayif, I.;*

Design, Automation and Test in Europe Conference and Exhibition, 2003 , 2003

Pages:796 - 801

[\[Abstract\]](#) [\[PDF Full-Text \(KB\)\]](#) [IEEE CNF](#)

40 Energy benefits of a configurable line size cache for embedded systems

Chuanjun Zhang; Vahid, F.; Najjar, W.;

VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium on 21 Feb. 2003

Pages:87 - 91

[\[Abstract\]](#) [\[PDF Full-Text \(267 KB\)\]](#) [IEEE CNF](#)

41 Achieving fault tolerance in FTT-CAN

Ferreira, J.; Pedreiras, P.; Almeida, L.; Fonseca, J.;

Factory Communication Systems, 2002. 4th IEEE International Workshop on , 28-30 Aug. 2002

Pages:125 - 132

[\[Abstract\]](#) [\[PDF Full-Text \(640 KB\)\]](#) [IEEE CNF](#)

42 CASCADE - configurable and scalable DSP environment

Tay-Jyi Lin; Chein-Wei Jen;

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 4 , 26-29 May 2002

Pages:IV-870 - IV-873 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(409 KB\)\]](#) [IEEE CNF](#)

43 Codesign-extended applications

Grattan, B.; Stitt, G.; Vahid, F.;

Hardware/Software Codesign, 2002. CODES 2002. Proceedings of the Te International Symposium on , 6-8 May 2002

Pages:1 - 6

[\[Abstract\]](#) [\[PDF Full-Text \(453 KB\)\]](#) [IEEE CNF](#)

44 Object-oriented design of a cycle accurate re-configurable simula toolkit for DSP processors

Uz Zaman Bajwa, W.; Abid Qadeer, H.; Farooq, M.;

Multi Topic Conference, 2001. IEEE INMIC 2001. Technology for the 21st Century. Proceedings. IEEE International , 28-30 Dec. 2001

Pages:10 - 15

[\[Abstract\]](#) [\[PDF Full-Text \(430 KB\)\]](#) [IEEE CNF](#)

45 Re-configurable computing in wireless

Salefski, B.; Caglar, L.;

Design Automation Conference, 2001. Proceedings , 18-22 June 2001

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)
IEEE Xplore
RELEASE 1.8

 Welcome
 United States Patent and
 Trademark Office


» Search

[Help](#) [FAQ](#) [Terms](#) [IEEE](#)

Quick Links

[Peer Review](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **68** of **1138071** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

processor<and>configuration<and>designer

Search

☐ Check to search within this result set
Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

46 CALiBeR: a software pipelining algorithm for clustered embedded VLIW processors

Akturan, C.; Jacome, M.F.;

Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on , 4-8 Nov. 2001

Pages:112 - 118

[\[Abstract\]](#) [\[PDF Full-Text \(774 KB\)\]](#) IEEE CNF

47 Fast IP packet classification with configurable processor

Ji, H.M.; Carchia, M.;

Global Telecommunications Conference, 2001. GLOBECOM '01.

IEEE , Volume: 4 , 25-29 Nov. 2001

Pages:2268 - 2274 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(690 KB\)\]](#) IEEE CNF

48 Memory exploration for low power embedded systems

Wen-Tsong Shiue; Chakrabarti, C.;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , Volume: 1 , 30 May-2 June 1999

Pages:250 - 253 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) IEEE CNF

49 Cost/performance trade-off in floating-point unit design for 3D

geometry processor

Cheol-Ho Jeong; Woo-Chan Park; Tack-Don Dan; Shin-Dug Kim;
ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on , 23
Aug. 1999
Pages:104 - 107

[\[Abstract\]](#) [\[PDF Full-Text \(540 KB\)\]](#) [IEEE CNF](#)

50 Automatic software toolkit generation for embedded systems-on-

Halambi, A.; Grun, P.; Tomiyama, H.; Dutt, N.; Nicolau, A.;
VLSI and CAD, 1999. ICVC '99. 6th International Conference on , 26-27 O
1999
Pages:107 - 116

[\[Abstract\]](#) [\[PDF Full-Text \(816 KB\)\]](#) [IEEE CNF](#)

51 Memory exploration for low power, embedded systems

Wen-Tsong Shiue; Chakrabarti, C.;
Design Automation Conference, 1999. Proceedings. 36th , 21-25 June 199
Pages:140 - 145

[\[Abstract\]](#) [\[PDF Full-Text \(540 KB\)\]](#) [IEEE CNF](#)

**52 The Microcore development system: a unified environment for
designing new microprocessors**

Hakenes, R.; Manoli, Y.;
Computer Design: VLSI in Computers and Processors, 1998. ICCD '98.
Proceedings., International Conference on , 5-7 Oct. 1998
Pages:190 - 191

[\[Abstract\]](#) [\[PDF Full-Text \(48 KB\)\]](#) [IEEE CNF](#)

**53 Effects of architectural and technological advances on the HP/Com
Exemplar's memory and communication performance**

Abandah, G.A.; Davidson, E.S.;
Computer Architecture, 1998. Proceedings. The 25th Annual International
Symposium on , 27 June-1 July 1998
Pages:318 - 329

[\[Abstract\]](#) [\[PDF Full-Text \(160 KB\)\]](#) [IEEE CNF](#)

**54 An analysis of correlation and predictability: what makes two-level
branch predictors work**

Evers, M.; Patel, S.J.; Chappell, R.S.; Patt, Y.N.;
Computer Architecture, 1998. Proceedings. The 25th Annual International
Symposium on , 27 June-1 July 1998
Pages:52 - 61

[\[Abstract\]](#) [\[PDF Full-Text \(92 KB\)\]](#) [IEEE CNF](#)

55 Widening resources: a cost-effective technique for aggressive ILP architectures

Lopez, D.; Llosa, J.; Valero, M.; Ayguade, E.;
Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on , 30 Nov.-2 Dec. 1998
Pages:237 - 246

[\[Abstract\]](#) [\[PDF Full-Text \(72 KB\)\]](#) [IEEE CNF](#)

56 mllcache: a flexible multi-lateral cache simulator

Tam, E.S.; Rivers, J.A.; Tyson, G.S.; Davidson, E.S.;
Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 1998. Proceedings. Sixth International Symposium on , 19-24 Ju 1998
Pages:19 - 26

[\[Abstract\]](#) [\[PDF Full-Text \(44 KB\)\]](#) [IEEE CNF](#)

57 VIOOL for hardware/software codesign

Stoel, C.; Karrfalt, J.;
Systems Engineering of Computer Based Systems, 1995., Proceedings of 1995 International Symposium and Workshop on , 6-9 March 1995
Pages:333 - 340

[\[Abstract\]](#) [\[PDF Full-Text \(500 KB\)\]](#) [IEEE CNF](#)

58 Thermal modeling of high performance packages in portable computers

Viswanath, R.; Ali, I.A.;
Electronic Components and Technology Conference, 1995. Proceedings., 45th , 21-24 May 1995
Pages:1122 - 1133

[\[Abstract\]](#) [\[PDF Full-Text \(1080 KB\)\]](#) [IEEE CNF](#)

59 A study of associative dispatch in superscalar processors

Fernandes, E.S.T.; Vasconcelos, N.Q.;
EUROMICRO 94. System Architecture and Integration. Proceedings of the EUROMICRO Conference. , 5-8 Sept. 1994
Pages:346 - 352

[\[Abstract\]](#) [\[PDF Full-Text \(496 KB\)\]](#) [IEEE CNF](#)

60 Parallel system design assistant

Chawla, P.; Hirsch, H.L.; Geis, D.P.;
Aerospace and Electronics Conference, 1993. NAECON 1993., Proceedin the IEEE 1993 National , 24-28 May 1993
Pages:500 - 507 vol.1